

submicron devices. Subsequently, alternative isolation schemes that have been proposed to overcome these limitations will be considered.

### 2.2.1 Punchthrough Prevention between Adjacent Devices in MOS Circuits

Parasitic conduction between adjacent devices due to *punchthrough* (Fig. 2-4c) must also be prevented (see chap. 5 for additional information on punchthrough). In MOS circuits, the source and drain regions of each transistor must be kept far enough from the source and drain regions of any neighboring devices so that the depletion regions do not merge together (i.e., this distance must be greater than twice the maximum depletion-region width). Substrate doping must also be considered, because lighter doping allows wider depletion-region widths, and punchthrough is more likely to occur at lower voltages in lightly doped substrates.

### 2.2.2 Details of the Semirecessed-Oxide LOCOS Process

Each of the steps used to fabricate conventional semirecessed LOCOS structures will now be discussed in additional detail (Fig. 2-6).




Fig. 2-6 Cross section depicting process sequence for semirecessed oxidations of silicon.<sup>128</sup> From R. C. Jaeger, *Introduction to Microelectronic Fabrication*. Copyright, 1988, Addison-Wesley. Reprinted with permission.




Fig. 2-7 (a) Dis after 6 h of dr permission of t permission of S

**2.2.2.1 Pad-** 20-60 nm  $\text{SiO}_2$  called a *pad* or substrate and the less edge for other hand, a oxidation mask pad-oxide thick Figure 2-7b in should be at least Alternative te One method in  $\text{SiO}_2$  is more eff be about 25% a layer consisting

**2.2.2.2 CVD** CVD silicon nit is effective in th preventing oxid addition, the nit




Fig. 2-7 (a) Dislocation generation at  $\text{Si}_3\text{N}_4$  film edges versus CVD pad-oxide thickness, after 6 h of dry-wet-dry thermal oxidation at  $950^\circ\text{C}$ .<sup>7</sup> Copyright 1978, reprinted with permission of the AIOP. (b) Nitride consumption during oxidation.<sup>131</sup> Reprinted with permission of Semiconductor International.

**2.2.2.1 Pad-Oxide Layer.** A wafer with a bare silicon surface is cleaned, and a 20-60 nm  $\text{SiO}_2$  layer is thermally grown on the surface. The function of this layer, called a *pad* or *buffer oxide*, is to cushion the transition of stresses between the silicon substrate and the subsequently deposited nitride. In general, the thicker the pad oxide, the less edge force is transmitted to the silicon from the nitride (Fig. 2-7a).<sup>110</sup> On the other hand, a thick pad-oxide layer will render the nitride layer ineffective as an oxidation mask by allowing lateral oxidation to take place. Therefore, the minimum pad-oxide thickness that will avoid the formation of dislocations should be used. Figure 2-7b indicates that the minimum thickness of a thermally-grown pad oxide should be at least one third the thickness of the nitride layer.

Alternative techniques to allow the use of thinner pad oxides have also been reported. One method involves the use of CVD  $\text{SiO}_2$  in place of thermal  $\text{SiO}_2$ .<sup>4</sup> Because CVD  $\text{SiO}_2$  is more effective than thermal  $\text{SiO}_2$  for avoiding edge defects, such pad layers can be about 25% as thick as thermal-oxide pad layers. The second method utilizes a pad layer consisting of a thin thermal  $\text{SiO}_2$  layer and a buffer polysilicon layer.<sup>5,6,34,35</sup>

**2.2.2.2 CVD of Silicon Nitride Layer.** Next, a 100-200 nm thick layer of CVD silicon nitride which functions as an oxidation mask is deposited. Silicon nitride is effective in this role because oxygen and water vapor diffuse very slowly through it, preventing oxidizing species from reaching the silicon surface under the nitride. In addition, the nitride itself oxidizes very slowly as the field oxide is grown (typically,

only a few tens of nm of nitride are converted to  $\text{SiO}_2$  during the field-oxide growth process). Thus, the nitride should remain as an integral oxidation-barrier layer during the entire field-oxide-growth step. Figure 2-7b shows the thickness of the nitride converted to oxide during a wet silicon oxidation step. Silicon oxidizes approximately 25 times faster than silicon nitride. One criterion for selecting the nitride thickness is that it should be greater than the thickness that will be converted to  $\text{SiO}_2$  during the subsequent field oxidation step.

Silicon-nitride films, however, have the well-known drawback of exhibiting a very high tensile stress when deposited by CVD on silicon (on the order of  $10^{10}$  dynes/cm<sup>2</sup>). The termination of intrinsic stresses at the edge of a nitride film gives rise to a horizontal force that acts on the substrate. Under some circumstances, this stress can exceed the critical stress for dislocation generation in silicon, and will thus become a source of fabrication-induced defects. For example, at 1000°C in oxidizing ambients, defects can be generated at the edges of nitride films as thin as 21 nm if they are deposited *directly* on silicon.<sup>7</sup> Pad oxides are used to combat these stresses and avoid dislocation generation. The effect of the pad layer is to reduce the force transmitted to the silicon at the nitride edge, and to relieve the stress of the nitride via the viscous flow of the pad oxide.

**2.2.2.3 Mask and Etch Pad-Oxide/Nitride Layer to Define Active Regions.** The active regions are now defined with a photolithographic step. A resist pattern is normally used to protect all of the areas where active devices will be formed. The nitride layer is then dry etched, and the pad oxide is etched by means of either a dry- or wet-chemical process. After the pad oxide has been etched, the resist is not removed but instead is left in place to serve as a masking layer during the channel-stop implant step.

**2.2.2.4 Channel-Stop Implant.** An implant is next performed in the field regions to create a channel-stop doping layer under the field oxide. In NMOS circuits, a  $p^+$  implant of boron is used, while in PMOS (and in the  $n$ -tubs of CMOS circuits) an  $n^+$  implant of arsenic is utilized. Although this normally requires two masking steps in CMOS circuits, a single mask process for implanting both  $p$  and  $n$  channel stops has been reported.<sup>8</sup> After the implant has been completed, the masking resist is stripped.

**2.2.2.5 Problems Arising from the Channel-Stop Implants.** During field oxidation, the channel-stop boron experiences both segregation and oxidation-enhanced diffusion. Thus, relatively high boron doses are needed (mid  $10^{12}$ - $10^{13}$  atoms/cm<sup>2</sup>) in order for acceptable field threshold voltages to be achieved. This also implies that the peak of the boron implant must be deep enough that it is not absorbed by the growing field-oxide interface (implant energies in the 60-100 keV range are used). If the channel-stop doping is too heavy, it will cause high source/drain-to-substrate capacitances and will reduce source/drain-to-substrate  $pn$  junction breakdown voltages.




Fig. 2-8 Field o:  
Computer-Aided I  
Publishers. Repr.

The lateral di  
areas (Fig. 2-8).  
edge of the field  
active device. A  
the interior porti  
effect is also enh

Finally, dislox  
ordinarily climb  
caused to glide u  
penetration of s  
increased emitter

The extent of  
pressure oxidatio  
implant,<sup>9</sup> or by  
temperature to l  
germanium-borc  
diffusivity in the  
also reduced (se  
voltage for the s  
boron encroachn  
field oxidation, i  
field oxide can b

**2.2.2.6 Grow**  
the field oxide is  
1000°C for 2-4 h




Fig. 2-8 Field oxide and boron encroachment in LOCOS.<sup>96</sup> From K. M. Cham et al., *Computer-Aided Design and VLSI Device Development*. Copyright 1986, Kluwer Academic Publishers. Reprinted with permission.

The lateral diffusion of the boron also causes it to encroach into the NMOS active areas (Fig. 2-8). Such redistribution raises the boron surface concentration near the edge of the field oxide, causing the threshold voltage to increase in that region of the active device. As a result, the edge of the device will not conduct as much current as the interior portion, and the transistor will behave as if it were a narrower device. (This effect is also enhanced as the dose of the channel-stop implant is increased.)

Finally, dislocations generated during the channel-stop implant step (which would ordinarily climb out to the surface during appropriate annealing conditions) can be caused to glide under the nitride-covered regions by the stresses at the nitride edges. The penetration of such dislocations through nitride-edge-defined junctions can cause increased emitter-base leakage in bipolar devices.<sup>10</sup>

The extent of the channel-stop dopant diffusion can be reduced by using high-pressure oxidation (HIPOX) to grow the field oxide,<sup>8</sup> by use of a germanium-boron co-implant,<sup>9</sup> or by use of a chlorine implant.<sup>51</sup> HIPOX allows the oxide-growth temperature to be reduced, which reduces the diffusion length of the boron. The germanium-boron co-implant exploits the fact that boron diffuses with a lower diffusivity in the presence of implanted germanium, and boron segregation effects are also reduced (see Vol. 1, chap. 7). The result is a 40% increase in field threshold voltage for the same dose of implanted boron, and a corresponding decrease in lateral-boron encroachment. The chlorine implant is performed in the field regions prior to field oxidation, and this causes the oxide to grow at a faster rate. Consequently, the field oxide can be grown in less time at the same temperature.

**2.2.2.6 Grow Field Oxide.** After the channel-stop implant has been performed, the field oxide is thermally grown by means of wet oxidation, at temperatures of around 1000°C for 2-4 hours (to thicknesses of 0.3-1.0  $\mu\text{m}$ ). The oxide grows where there is

field-oxide growth  
carrier layer during  
process of the nitride  
resist approximately  
nitride thickness is  
SiO<sub>2</sub> during the

exhibiting a very  
order of 10<sup>10</sup>  
oxide film gives rise  
stresses, this stress  
will thus become  
oxidizing ambients,  
21 nm if they are  
stresses and avoid  
force transmitted to  
de via the viscous

**Define Active**  
topographic step. A  
ive devices will be  
etched by means of  
etched, the resist is  
during the channel-

formed in the field  
in NMOS circuits, a  
CMOS circuits) an  
two masking steps  
and *n* channel stops  
masking resist is

**implants.** During  
ation and oxidation-  
ed (mid 10<sup>12</sup>-10<sup>13</sup>  
achieved. This also  
at it is not absorbed  
-100 keV range are  
gh source/drain-to-  
junction breakdown

## 24 SILICON PROCESSING FOR THE VLSI ERA - VOLUME II




Fig. 2-9 Schematic of the bird's beak that occurs during semirecessed LOCOS.

no masking nitride, but at the edges of the nitride, some oxidant also diffuses laterally. This causes the oxide to grow under and lift the nitride edges. Because the shape of the oxide at the nitride edges is that of a slowly tapering oxide wedge that merges into the pad oxide, it has been named a *bird's beak* (Fig. 2-9). The bird's beak is a lateral extension of the field oxide into the active area of the devices. Although the length of the bird's beak depends upon a number of parameters – including the thicknesses of the buffer oxide, nitride, and isolation oxide (as well as the oxidation temperature and oxygen partial pressure) – the length for a typical 0.5-0.6- $\mu\text{m}$  field oxide is  $\sim 0.5 \mu\text{m}/\text{side}$ . This would make a lithographically defined 1- $\mu\text{m}$  feature disappear on the chip following the field oxidation step (Fig. 2-10). Although this effect led to predictions that LOCOS isolation would have to be replaced for device dimensions smaller than 2  $\mu\text{m}$ , optimization of process steps has allowed conventional LOCOS to continue to be used for device-isolation spacings as narrow as 1.25-1.5  $\mu\text{m}$ .<sup>11,14</sup>




Fig. 2-10 Bird's beak encroachment limits the scaling of channel widths to about 1.2-1.5  $\mu\text{m}$ .<sup>11</sup> Reprinted with permission of Semiconductor International.

Fig. 2-11 Eventual oxide in an NMO's bird's beak encroachment

The LOCOS bi contacting metal shape of the bird' window-opening substrate region u will become short impairing or destru The problem w the well region. (l and etching back processes, this pre after they were o junction in the co kept shallow in c processing, not or an additional prob masking step. As employed. This s in the source and Another solution v are able to coincid




Fig. 2-11 Eventual exposure of the  $p$ -substrate region when etching back the LOCOS field oxide in an NMOS device (in an attempt to regain some of the active device area lost by bird's beak encroachment).

The LOCOS bird's beak also creates another problem during the later process step of contacting metal to the source and drain regions of an MOS device. Because of the shape of the bird's beak, any overetching that must be performed during the contact-window-opening step will etch away part of the bird's-beak oxide. This may expose the substrate region under the source or drain region (Fig. 2-11). If this occurs, the source will become shorted to the well region when the metal interconnect film is deposited, impairing or destroying device operation.

The problem worsens in CMOS as shallower junctions are used, due to exposure of the well region. (If deeper junctions are used, the lateral diffusion distance is also longer and etching back part of the bird's beak may not expose the well region.) In NMOS processes, this problem was counteracted by redoping of the contacts with phosphorus after they were opened (and before the metal was deposited). This created a deep junction in the contact areas only. The source/drain junction near the gate oxide was kept shallow in order for good device performance to be retained. In CMOS processing, not only are shallow junctions used, but redoping of the contacts presents an additional problem because both  $n^+$  and  $p^+$  contact openings are defined at the same masking step. As a result, in CMOS processes enclosed contacts are commonly employed. This solution, however, reduces packing density, as area must be provided in the source and drain regions to keep the contact from overlapping the bird's beak. Another solution would be to use an alternative isolation process in which the contacts are able to coincide with (or overlap) the active areas.

LOCOS.

so diffuses laterally. use the shape of the that merges into the d's beak is a lateral though the length of he thicknesses of the on temperature and field oxide is  $\sim 0.5$  are disappear on the h this effect led to r device dimensions ventional LOCOS to  $\sim 1.5 \mu\text{m}$ .<sup>11,14</sup>

nnel widths to about onal.




Fig. 2-12 (a) Normalized field oxide thickness versus silicon opening for various advanced LOCOS processes.<sup>14</sup> (© 1985 IEEE). (b) SEM photo of the thinning of the field oxide as the dimension of the exposed silicon gets smaller.<sup>121</sup> This paper was originally presented at the Spring 1989 Electrochemical Society Meeting held in Los Angeles, CA.

Modifications to the basic process have allowed the bird's beak to be reduced in length. These include etching back a portion of the field oxide after it is grown; using silicon nitride without a pad oxide; and using a thin pad oxide covered with polysilicon under the masking nitride layer. These advances will be described in more detail in a later section.

One last limitation of LOCOS-based isolation schemes for submicron structures is the oxide field-thinning effect.<sup>14</sup> The field-oxide thickness in submicron-isolation spacings is significantly less than the thickness of field-oxides grown in wider spacings (Fig. 2-12).<sup>14,121</sup> The narrower the width of the exposed substrate silicon region, the thinner the field oxide. For example, a field oxide that is grown to a thickness of 400 nm above a region of exposed Si that is 1.5- $\mu$ m wide would be only about 290 nm thick if grown above a 0.8- $\mu$ m-wide region of Si.

This effect is believed to be caused by the reduction in the oxidants available in the submicron opening compared to those available in wider openings.<sup>15</sup> Thin field oxides that result from this effect can have a great impact on field-threshold voltages and on the interconnect capacitances to substrate. It is predicted that as a result of this field-thinning effect and the need to maintain defect-free isolation structures (see next section), the minimum space that must be allowed for a LOCOS-type isolation structure with a field-oxide thickness of 550 nm will be 0.75  $\mu$ m.

**2.2.2.7 Strip the Masking Nitride/Pad-Oxide Layer.** Following field oxidation, the masking layer is removed. Since 20-30 nm of the top of the nitride is converted to SiO<sub>2</sub> during the field oxidation, this layer must be etched off first. The

Fig. 2-13 Kc permission o

remaining n means of w otherwise ti excellent sel be used.



#### 2.2.2.8

During the g when the ga can form on reaction of t the reaction NH<sub>3</sub> then di silicon-nitric the gate oxi silicon nitr elsewhere, c problem is to oxide, and re

#### 2.2.3 L Oxide L

The limitat summarized

The bi oxide in



opening for various  
thinning of the field  
paper was originally  
Los Angeles, CA.

ak to be reduced in  
er it is grown; using  
red with polysilicon  
d in more detail in a

micron structures is  
submicron-isolation  
wn in wider spacings  
ite silicon region, the  
to a thickness of 400  
only about 290 nm

dants available in the  
s.<sup>15</sup> Thin field oxides  
shold voltages and on  
a result of this field-  
structures (see next  
OCOS-type isolation

r. Following field  
e top of the nitride is  
e etched off first. The




Fig. 2-13 Kooi's model for explaining nitride growth under the gate oxide.<sup>16</sup> Reprinted by permission of the publisher, The Electrochemical Society, Inc.

remaining nitride and pad oxide are then etched. These steps can be carried out by means of wet-chemical etching, since there is no need to maintain dimensions or to otherwise tightly control the etching. Since chemical methods that remove nitride offer excellent selectivity with respect to the underlying oxide, considerable overetching can be used.

#### 2.2.2.8 Regrow Sacrificial Pad Oxide and Strip (Kool Effect).

During the growth of the field oxide, another phenomenon occurs that causes defects in when the gate oxide is grown. Kooi et al., discovered that a thin layer of silicon nitride can form on the silicon surface (i.e., at the pad-oxide/silicon interface) as a result of the reaction of  $\text{NH}_3$  and silicon at that interface (Fig. 2-13).<sup>16</sup> The  $\text{NH}_3$  is generated from the reaction between  $\text{H}_2\text{O}$  and the masking nitride during the field-oxidation step. This  $\text{NH}_3$  then diffuses through the pad oxide and reacts with the silicon substrate to form silicon-nitride spots or ribbon (these regions are sometimes called *white ribbon*). When the gate oxide is grown, the growth rate becomes impeded at the locations where the silicon nitride has formed. The gate oxide is thus thinner at these locations than elsewhere, causing low-voltage breakdown of the gate oxide. One way to eliminate this problem is to grow a "sacrificial" gate oxide after stripping the masking nitride and pad oxide, and removing it before growing the final gate oxide.<sup>17,18</sup>

#### 2.2.3 Limitations of Conventional Semi-Recessed Oxide LOCOS for Small-Geometry ICs

The limitations of conventional LOCOS for submicron technologies can be summarized as follows:

- The bird's-beak structure causes unacceptably large encroachment of the field oxide into the device active regions (Fig. 2-10).



**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☒ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**